

**APPENDIX G**

Figure 16 is a block diagram representation of a set of internal registers within each device illustrated in Figure 2.